UNITED STATES PATENT AND TRADEMARK OFFICE



Commissioner for Patents United States Patent and Trademark Office P.O. Box 1450 Alexandria, VA 22313-1450 www.uspto.gov

BEFORE THE BOARD OF PATENT APPEALS AND INTERFERENCES

Application Number: 10/552,601 Filing Date: October 05, 2005 Appellant(s): CHIN ET AL.

Kevin M. Mason For Appellant

EXAMINER'S ANSWER

This is in response to the appeal brief filed 02/17/11 appealing from the Office action mailed 09/29/10.

Art Unit: 2476

(1) Real Party in Interest

The examiner has no comment on the statement, or lack of statement, identifying by name the real party in interest in the brief.

(2) Related Appeals and Interferences

The examiner is not aware of any related appeals, interferences, or judicial proceedings which will directly affect or be directly affected by or have a bearing on the Board's decision in the pending appeal.

(3) Status of Claims

The following is a list of claims that are rejected and pending in the application:

The present application was filed on October 5, 2005 with claims 1 through 24. 35

Claims t 4-17 were cancelled in the Amendment and Response to Office Action dated

October 7, 2008. Claims 1-t3 and 18-24 are presently pending in the above-identified patent application. Claims 1, 4, 7, 8, 18, 21, and 23 are rejected under 35 U.S.C.

§103(a) as being unpatentable over Muller et al. (United States Patent No. 6,021,132) in view of Sindhu et al. (United States Patent No. 7,116,660), claims 2 and 19 are rejected under 35 U.S.C. § 103(a) as being unpatentable over Muller et al. in view of Sindhu et al., and further in view of Benson et al. (United States Patent No. 6,151,32l), claims 3 and 20 are rejected under 35 U.S.C. §103(a) as being unpatentable over Muller et al. in view of Sindhu et al., and further in view of Kamaraj et at. (United States Patent No. 6,501,757), claim 5 is rejected under 35 U.S.C. §103(a) as being unpatentable over Muller et al. in view of Sindhu et al., and further in view of Beshai (United States Patent No. 6,501,757), claim 5 is rejected under 35 U.S.C. §103(a) as being unpatentable over Muller et al. in view of Sindhu et al., and further in view of Beshai (United States Publication No. 2004/0184448), claims 6 and 22 are rejected under 35 U.S.C. §103(a)

as being unpatentable over Muller et al. and Sindhu et al., in view of Lavelle et al. (United States Patent No. 6,812,929), and claim 24 is rejected under 35 U.S.C. § 103 (a) as being unpatentable over Muller et al. and Sindhu et al., in view of Manning et al. (United States Patent No. 6,088,736). The Examiner indicated that claims 9-13 are allowed.

Claims 1, 2, 6, 18, 19, and 22 are being appealed.

(4) Status of Amendments After Final

The examiner has no comment on the appellant's statement of the status of amendments after final rejection contained in the brief.

(5) Summary of Claimed Subject Matter

The examiner has no comment on the summary of claimed subject matter contained in the brief.

(6) Grounds of Rejection to be Reviewed on Appeal

The examiner has no comment on the appellant's statement of the grounds of rejection to be reviewed on appeal. Every ground of rejection set forth in the Office action from which the appeal is taken (as modified by any advisory actions) is being maintained by the examiner except for the grounds of rejection (if any) listed under the subheading "WITHDRAWN REJECTIONS." New grounds of rejection (if any) are provided under the subheading "NEW GROUNDS OF REJECTION."

Claims 1, 4, 7, 8, 18, 21, and 23 are rejected under 35 U.S.C. §103(a) as being unpatentable over Muller et al. in view of Sindhu et al., claims 2 and 19 are rejected

under 35 U.S.C. §103(a) as being unpatentable over Muller et al. in view of Sindhu et al., and further in view of Benson et al., claims 3 and 20 axe rejected under 35 U.S.C. §103(a) as being unpatentable over Muller et al. in view of Sindhu et al., and further in view of Kamaraj et al., claim 5 is rejected under 35 U.S.C. §103(a) as being unpatentable over Muller et al. in view of Sindhu et al., and further in view of Beshai, claims 6 and 22 are rejected under 35 U.S.C. § 103(a) as being unpatentable over Muller et al. and Sindhu et al., in view of Lavelle et al., and claim 24 is rejected under 35 U.S.C. §103(a) as being unpatentable over Muller et al. and Sindhu et al., in view of Manning et al.

Page 4

(7) Claims Appendix

The examiner has no comment on the copy of the appealed claims contained in the Appendix to the appellant's brief.

(8) Evidence Relied Upon

6,021,132	Muller et al.	2-2000
7,116,660	Sindhu et al.	10-2006
6,151,321	Benson et al.	11-2000
6,812,929	Lavelle et al.	11-2004
6,501,757	Kamaraj et al.	12-2002
2004/0184448	Beshai	9-2004
6,088,736	Manning et al.	7-2000

Art Unit: 2476

(9) Grounds of Rejection

The following ground(s) of rejection are applicable to the appealed claims:

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 1. Claims 1, 4, 7-8, 18, 21, 23 are rejected under 35 U.S.C. 103(a) as being unpatentable over Muller et al. (Hereafter, Muller '132) Patent No: 6,021,132 in view of Sindhu et al. (Hereafter Sindhu '660) Patent No.: 7,116,660 B2.

Regarding to claim 1, Muller '132 teaches a method for storing (i.e., stored therein packets) [see Fig. 3A and Col. 8, Lines 37-39] in a shared memory (i.e., shared memory) [see Col. 8, Lines 37-39] in a packet switch (i.e., switching fabric) [see Fig. 2], said shared memory comprising two or more buffers (i.e., shared memory comprises buffer #1, buffer #2, buffer #3) [see figure 3A], said method comprising the step of:

• storing in said shared memory, wherein said shared memory comprises two or more buffers (i.e., buffer #1, buffer #2, buffer #3) [see figure 3A] (i.e., a logical view of <u>shared memory</u> 230 is depicted having stored therein packet data in a number of buffers. In this example, the <u>shared memory</u> 230 is segmented into a

number of buffers (pages) of programmable size. All the buffers may have the same size, or alternatively, individual buffer sizes may vary) [col. 8, lines 37-42, Referring now to FIG. 3A] (i.e., a portion of the received packets may be buffered temporary) [see col. 7, lines 7] in contiguous banks (i.e., banks = buffer #1, buffer #2, buffer #3) [see Fig. 3A] of a first buffer (i.e., shared memory 230) [see figure 3A].

Muller '132 teaches all the subject matter of the claim invention above with the exception of disclosing each of said one or more buffers comprising a plurality of banks.

Sindlhu '660, the same or similar fields of endeavor, disclose storing in said shared memory (figure 9, shared memory), wherein said shared memory comprises two or more buffers (i.e., M (0), M (1), M (2), M(3) M(4) M(5) M(6) M(7)) [see Fig. 9], at least a portion of packet in contiguous banks (i.e., banks 902) [see Fig. 9] of a first buffer (M (0) of said two or more buffer (M (0), M (1), M (2).. M(7)), wherein each of said banks (i.e., banks 902) [see Fig. 9] comprises portions, wherein each of said two or more buffers (i.e., M (0), M (1), M (2), M(3) M(4) M(5) M(6) M(7)) comprises a portion from each of said plurality of banks figure 9, banks 902) [see Fig. 9], and wherein each of said buffers identifies an address of a location in each of said banks (i.e., each memory bank has a unique 3 bit physical band number, or PBN, that is equal to the number of the slot in which the bank is plugged) [see col. 14, lines 30-35]

Thus, it would have been obvious to the person of ordinary skill in the art at the time of the invention to use the data buffer 104 includes two or more memory banks, the data packet is divided among the memory banks as taught by Sindlhu '660 in the shared memory of Muller '132. The data buffer 104 includes two or more memory banks, the data packet is divided among the memory banks can be implemented / modified the shared memory of Muller '132 by using the shared memory (figure 3A) to perform. The motivation for using the data buffer 104 includes two or more memory banks, the data packet is divided among the memory banks as taught by Sindhu'347 into the shared memory of Muller '132 being that it allows the memory to be read and written conveniently (Sindhy, col. 4, line 9).

Regarding to claim 4, Muller et al. discloses wherein at least a portion (i.e., portions of packet #1, portions of packet #2) [see col. 7, line 7] of each of two or more packets are stored in one of said buffers (i.e., 350, buffer #1 stored portions of packet #1) [see figure 3A] (i.e., 360, buffer #1 stored portion of packet #2) [see figure 3A] (i.e., 351, buffer #2 stored portions of packet #1) [see figure 3A] (i.e., 361, buffer #2 stored portions of packet #2) [see figure 3A].

Regarding to claim 7, Muller et al. discloses wherein said shared memory exchanges packets between ports (between input ports and output ports) in said packet switch (i.e., After a forwarding decision is received for a particular packet, the <u>input port</u> 206 transfers ownership of the one or more buffers corresponding to the packet to the

appropriate <u>output port</u>(s) 206. The transfer of ownership includes the <u>input port</u> 206 notifying the <u>shared memory</u> manager 220 of the number of output ports 206 that should transmit the packet and the <u>input port</u> 206 forwarding the appropriate pointers to those output ports 206) [see col. 7, lines 12-15].

Regarding to claim 8, Muller '132 packets are stored in contiguous banks (i.e., buffers comprise number of memory lines) [see col. 8, lines 43-44] of at least one of said two or more buffers (i.e., buffer #1, buffer #2, buffer #3) [see figure 3A]; however, Muller et al. are silent to disclosing wherein said sequential data units of said packet are stored in contiguous banks of at least one of said one or more buffers.

Sindlhu '660 disclose wherein said sequential data units of said packet are stored in at least one of said one or more buffers (i.e., Let the cells generated by a given stream be numbered I, I +1, I +2,etc. As was described above, cells are written to sequentially increasing bank number I mod b) [see col. 22, lines 40-45] (i.e., the distributed memory includes two or more memory banks, Each memory bank is used for storing uniform portions of a data packet received from source and linking information of a data packet to allow for the extraction of the uniform portions of a data packet from distributed location in memory in proper order) [see Abstract].

Thus, it would have been obvious to one of ordinary skill in the art at the time of the invention to incorporate wherein said sequential data units of said packet are stored in at least one of said one or more buffers taught by Sindlhu '660 into the system of

Muller '132 in order to allow the memory to be read and written conveniently (Sindhy, col. 4, line 9).

Regarding to claim 18, Muller '132 disclose a shared memory for storing a packet (i.e., shared memory 230 is depicted having stored therein packet data in a number of buffers) [see col. 8, lines 38-39], comprising:

Two or more buffer (figure 9, ,(i.e., shared memory includes buffer #1, buffer #2, buffer #3) [see figure 3A] (i.e., a logical view of shared memory 230 is depicted having stored therein packet data in a number of buffers. In this example, the shared memory 230 is segmented into a number of buffers (pages) of programmable size. All the buffers may have the same size, or alternatively, individual buffer sizes may vary) [see col. 8, lines 37-42, Referring now to FIG. 3A] (i.e., a portion of the received packets may be buffered temporary) [see col. 7, lines 7] in contiguous banks (i.e., banks = buffer #1, buffer #2, buffer #3) [see see figure 3A] of a first buffer (i.e., shared memory 230) [see figure 3A].

However, Muller '132 does not explicitly teach each of said buffers comprising a plurality of banks, wherein at least a portion of said packet is stored in contiguous banks of a first bufferr of said two or more buffers.

Sindlhu '660, the same or similar fields of endeavor, disclose storing in said shared memory (i.e., shared memory) [see figure 9], wherein said shared memory

comprises two or more buffers (i.e., M (0), M (1), M (2), M(3) M(4) M(5) M(6) M(7)) [see figure 9], at least a portion of packet in contiguous banks (i.e., banks 902)[see figure 9] of a first buffer (M (0) of said two or more buffer (M (0), M (1), M (2).. M(7)), wherein each of said banks (i.e., banks 902) [see figure 9] comprises portions, wherein each of said two or more buffers (i.e., M (0), M (1), M (2), M(3) M(4) M(5) M(6) M(7)) [see figure 9] comprises a portion from each of said plurality of banks figure 9, banks 902), and wherein each of said buffers identifies an address of a location in each of said banks (i.e., each memory bank has a unique 3 bit physical band number, or PBN, that is equal to the number of the slot in which the bank is plugged) [see col. 14, lines 30-35].

Thus, it would have been obvious to the person of ordinary skill in the art at the time of the invention to use the data buffer 104 includes two or more memory banks, the data packet is divided among the memory banks as taught by Sindlhu '660 in the shared memory of Muller '132. The data buffer 104 includes two or more memory banks, the data packet is divided among the memory banks can be implemented / modified the shared memory of Muller '132 by using the shared memory (figure 3A) to perform. The motivation for using the data buffer 104 includes two or more memory banks, the data packet is divided among the memory banks as taught by Sindhu'347 into the shared memory of Muller '132 being that it allows the memory to be read and written conveniently (Sindhy, col. 4, line 9).

Regarding to claim 21, claim 21 is rejected the same reasons of claim 4 above.

Regarding to claim 23, claim 23 is rejected the same reasons of claim 7 above.

2. Claims 2, 19 are rejected under 35 U.S.C. 103(a) as being unpatentable over Muller et al. (Hereafter, Muller '132) Patent No: 6,021,132 in view of Sindhu et al. (Hereafter Sindhu '660) Patent No.: 7,116,660 B2 and further in view of Benson et al. (Hereafter, Benson '321) Patent No.: 6,151,321.

Regarding to claim 2, Muller '132 and Sindhu '660 teach the limitations of claim 1 above.

Muller '132 further teaches wherein said packet (packet #1) comprises a plurality of portions (portions of packet #1), and further comprising the step of storing an portion of said packet in contiguous banks of buffer (figure 3A, shared memory 230).

However, Muller '132 – Sindhu ' do not explicitly teach said data unit stored in said last bank of said first buffer is not a last data unit of said packet.

Benson '321, as the same or similar fields of endeavor, teaches the received shared memory pool mechanism 120 includes a first received shared memory pool 136 and second received shared memory pool 138. Each receive shared memory pool has receive local buffers 122 (see col. 5, lines 40-42) (col. 5, line 48-49, two or more pools allows for the advantage of multiple bank typically built into memory device); comprising:

The step of storing an additional portion (the rest of the cell of the packet) of said packet in a second buffer (the second card buffer) if one of said portions (the cell of the packet)

is stored in said first buffer (the first card buffer) and said portions stored in said first buffer (the first card buffer) is not a last portion of said packet (figure 7B, place enough data in the first card buffer to fill the host buffer, place the rest of the cell into the second card buffer).

Thus, it would have been obvious to one of ordinary skill in the art at the time of the invention to incorporate storing an additional portion of said packet in a second buffer if one of said data units is stored in said first buffer and said data unit stored in said first buffer is not a last unit of said packet taught by Benson '321 into the combined system (Muller '132 – Sindhu '660) in order to desire to utilize a dynamic packet memory management scheme to facilitate sharing of a common packet memory among all input / output ports for packet buffering (see Muller et al. col. 2, lines 16-17).

Regarding to claim 19, claim 19 is rejected the same reasons of claim 2 above.

3. Claims 3, 20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Muller et al. (Hereafter, Muller '132) Patent No: 6,021,132 in view of Sindhu et al. (Hereafter Sindhu '660) Patent No.: 7,116,660 B2 and further in view of Kamaraj et al. (Hereafter, Kamaraj '757) Patent No.: 6,501,757.

Regarding to claim 3, Muller '132 and Sindhu '660 teach the limitations of claim 1 abvoe.

Muller '132 further teaches one or more buffer in shared memory; two or more buffer comprising a plurality of banks (col. 8, line 43, the buffers may be further

subdivided into a number of memory lines); however, Muller '132 and Sindhu '660 do not explicitly teach wherein each of said one or more buffers comprises one or more group and each of said groups comprises a plurality of banks.

Kamaraj '757, in the same or similar fields of endeavor, teaches wherein each of said two or more buffers comprises one or more group and each of said groups comprises a bank (col. 7, lines 41-42, said cell buffer being housed in a shared cell buffer pool "buffer" organized as a bank of a plurality of groups.

Thus, it would have been obvious to one of ordinary skill in the art at the time of the invention to incorporate wherein each of said one or more buffers comprises one or more group and each of said groups comprises a bank taught by Kamarau '757 into the combined system (Muller '132 – Sindhu '660) in order to provide efficient implementation of internal queue while also allowing configurability of speeds (Kamaraj, col. 6, lines 52-53).

Regarding to claim 20, claim 20 is rejected the same reasons of claim 3 above.

4. Claim 5 is rejected under 35 U.S.C. 103(a) as being unpatentable over Muller et al. (Hereafter, Muller '132) Patent No: 6,021,132 in view of Sindhu et al. (Hereafter Sindhu '660) Patent No.: 7,116,660 B2 and further in view of Beshai (Hereafter, Beshai '448) Pub. No.: 2004/0184448.

Regarding to claim 5, Muller '132 and Sindhu '660 teach the limitations of claim 1 above.

Muller '132 further teaches each of said data port corresponding to one or more of said plurality of banks "buffers" (col. 8, lines 43-44, the buffers may be subdivided into a number of memory lines "banks") (col. 15, lines 1-2, a shared pool of packet memory and provides for efficient allocating of per port buffering that is proportional to the amount of traffic through a given port); however, Muller '132 and Sindhu '660 do not explicitly teach the step of cyclically accessing one or more data ports.

Beshai '448, in the same or similar fields of endeavor, teaches the step of cyclically accessing one or more data ports (page 1 paragraph [0005] the output rotor cyclically connects each transmit memory to each output port "data ports").

Thus, it would have been obvious to one of ordinary skill in the art at the time of the invention to incorporate the step of cyclically accessing one or more data ports taught by Beshai '448 into the combined system (Muller '132 – Sindhu '660) in order to desire to utilize dynamic packet memory management scheme to facilitate sharing of a common packet memory among all input / output ports for packet buffering (Muller, col. 2, lines 16-18).

5. Claims 6, 22 are rejected under 35 U.S.C. 103(a) as being unpatentable over Muller et al. (Hereafter, Muller '132) Patent No: 6,021,132 in view of Sindhu et al. (Hereafter Sindhu '660) Patent No.: 7,116,660 B2 and further in view of Lavelle et al. (Hereafter, Lavelle '929) Patent No.: US 6,812,929.

Regarding to claim 6, Muller '132 and Sindhu '660 teach the limitations of claim 1 above.

Muller '132 further teaches allocating buffer in response to a buffer request (col. 10, lines 50-53, FIG. 5 is a flow diagram illustrating <u>buffer allocation</u> processing according to one embodiment of the present invention. At step 505, the next free buffer pointer is produced by the pointer generator 440. In one embodiment, the pointer generator 440 attempts to keep one or more pointers available to allow immediate servicing of buffer requests).

However, Muller '132 and Sindhu '660 do not explicitly teach wherein said banks are divided into a first set of banks and a second set of banks, and a buffer that comprises one or more banks from said first set and a buffer that comprises one or more banks from said second set.

Lavelle '929, in the same or similar fields of endeavor, teaches wherein said banks are divided into a first set of banks and a second set of banks, and a buffer that comprises one or more banks from said first set and a buffer that comprises one or more banks from said second set (col. 14, lines 59-62, a frame buffer, wherein the frame buffer includes a first set of one or more banks, a second set of one or more memory banks).

Thus, one would have been obvious to one of ordinary skill in the art at the time of the invention to incorporate wherein said banks are divided into a first set of banks and a second set of banks, and a buffer that comprises one or more banks from said first set and a buffer that comprises one or more banks from said second set taught by Lavelle '929 into the combined system (Muller '132 – Sindhu '660) in order to improve

the efficiency of accesses to the frame buffer so that rendering accesses may be performed more quickly (Lavelle, col. 2, lines 53-54).

Regarding to claim 22, claim 22 is rejected the same reasons of claim 6 above.

6. Claim 24 are rejected under 35 U.S.C. 103(a) as being unpatentable over Muller et al. (Hereafter, Muller '132) Patent No: 6,021,132 in view of Sindhu et al. (Hereafter Sindhu '660) Patent No.: 7,116,660 B2 and further in view Manning et al. (Patent Number: 6,088,736).

Regarding to claim 24, Muller '132 and Sindhu '660 teach the limitations of claim 18 above.

Muller '132 further teaches a method for managing a share memory (figure 2, figure 3, shared memory 230, col. 8, lines 37-38, the shared memory 230 is depicted having stored therein packet data in a number of buffers), said shared memory comprising one or more buffers (figure 3A, buffer #1, buffer #2, buffer #3), said method comprising the step of:

Maintaining a buffer usage count (see abstract, buffer usage count) for at least one of said buffers (Abstract, a shared memory manager for a packet forwarding device includes a pointer memory having stored therein information regarding buffer usage (e.g., usage **counts**) for each of a number of buffers in a shared memory) (col. 7, lines 25-27, The shared memory manager 220 then updates its internal **counts** used for tracking the number of buffer owners and returns the buffer to the free pool if

appropriate (e.g., the buffer is no longer in any output queues)) (col. 9, lines 35-37, The buffer tracking unit 329 additionally includes a pointer random access memory (PRAM) 320. The PRAM 320 may be an on or off-chip pointer table that stores usage **counts** for buffers of the shared memory 230);

a counter for monitoring a buffer usage count (Abstract, Usage count) provides an indication of the input (write) over all packets in said at least one of said buffers of the number of output ports (two output ports) toward which each of said packet is destined (col. 12, lines 30-31, the other two output ports 206 complete transmission of the buffer and so notify the buffer tracking unit 329 Write "SUM" = 0010b) (col. 12, lines 27-30, The buffer tracking unit 329 processes the input port's 0010b notification which indicates there are 3 buffer owners. Read: 1110b Modify: 1110b + 0011b + 0001b = 0010b Write: 0010b The other two output ports 206 complete transmission of 0010b the buffer and so notify the buffer tracking unit 329);

wherein said at least one of said buffers contains two or more packets (see abstract, buffers for temporary buffering the packets).

However, Muller '132 and Sindhu '660 do not explicitly teach a sum over all packet in said at least one of said buffer.

Manning '736, as the same or similar fields of endeavor, teaches buffer usage count (col. 13, lines 15-25, tracking cells received at the upstream based upon observed buffer usage (buffer usage count)) (col. 13, lines 40-45, buffer usage data); comprising:

buffer provides an indication of the sum (col. 6, lines 20-35, total number of cells) over all packets in said at least one of said buffers of the number of output ports toward

which each of said packets is destined, wherein said at least one of said buffers contains two or more packets (col. 6, lines 25-35, Buffer_counter 32 means sum of number of packets in the buffer) (col. 13, lines 15-25, tracking cells received at the upstream based upon observed buffer usage (buffer usage count)).

Thus, it would have been obvious to one of ordinary skill in the art at the time of the invention to apply the teaching of Manning '736 into the combined system (Muller '132 – Sindhu '660), since Manning '736 recited the motivation in the col. 1, lines 10-12, which is a joint flow control mechanism in a distributed switching architecture.

(10) Response to Argument

Independent Claims 1 and 18

In Page 4, Lines 21-22, the appellant argues that Muller '132 does not disclose or suggest where each of the buffers comprises a portion from each of said plurality of banks.


The examiner respectfully disagrees with the appellant's argument.

The Specification of Application defines Shared Multibank Memory structure shown in Figure 1 as being arranged in rows and columns, with each column being called "buffer" and each row being called a "bank" [see Figure 1 and Specification of Application, Page 5, Lines 11-17].

Art Unit: 2476


Muller '132 teaches a buffer (i.e., the shared memory 230) comprises a portion from each of said plurality of banks (i.e., the shared memory 230 is segmented into a number of buffers such as Buffer #1, Buffer #2, Buffer #3) [see Figure 3A and Col. 8, Lines 37-51];

where each of said banks (i.e., one or more buffers) [see Figure 3A and Col. 8, Lines 52-55] comprises portions of a packet (i.e., a given packet's data may be stored in one or more buffers. In this example, packet #1 is distributed across three buffers 350-352, packet #2's data is stored in three buffers 360-362] [see Figure 3A and Col. 8, Lines 37-51].



Art Unit: 2476

Sindhu '660 teaches the shared memory (i.e., Global data buffer 104) [see Figure 9 and Col. 11, Lines 15-35] comprises two or more buffers (i.e., memory banks 105 located in Column 900-1, 900-2, 900-3, 900-4, 900-5, 900-6) [see Figure 9 and Col. 11, Lines 23-35] and two or more banks (i.e., a plurality of rows 902).




Art Unit: 2476


In Page 4, Lines 26-29, Appellants find no logic in the apparent inconsistency of equating the claimed buffers and banks with the same entities in Muller. It is noted that the cited claims require wherein each of said banks comprises portions, and wherein each of said two or more buffers comprises a portion from each of said plurality of banks.

The examiner respectfully disagrees with the appellant's argument.

Muller '132 teaches a buffer (i.e., shared memory 230) [see Figure 3A] comprises a portion from each of said plurality of banks (i.e., the shared memory 230 is segmented into a number of buffers such as Buffer #1, Buffer #2, Buffer #3) [see Figure 3A and Col. 8, Lines 37-51]; where each of said banks (i.e., one or more buffers) [see Figure 3A and Col. 8, Lines 52-55] comprises portions of a packet (i.e., a given packet's data may be stored in one or more buffers. In this example, packet #1 is distributed across three buffers 350-352, packet #2's data is stored in three buffers 360-362] [see Figure 3A and Col. 8, Lines 37-51].



Sindhu '660 teaches the shared memory (i.e., Global data buffer 104) [see Figure 9 and Col. 11, Lines 15-35] comprises two or more buffers (i.e., memory banks 105 located in Column 900-1, 900-2, 900-3, 900-4, 900-5, 900-6) [see Figure 9 and Col. 11, Lines 23-35] and two or more banks (i.e., a plurality of rows 902).



Global Data Buffer 104

In Page 4, Lines 30-31, the appellant argues that neither Muller nor Sindhu, alone or in combination, disclose or suggest that a shared memory comprises two or more buffers and two or more banks, wherein each of the banks comprises portions, wherein each of the two or more buffers comprises a portion from each of the plurality of banks, and wherein each of the buffers identifies an address of a location in each of the banks.


The examiner respectfully disagrees with the appellant's argument.

Muller '132 teaches a buffer (i.e., the shared memory 230) comprises a portion from each of said plurality of banks (i.e., the shared memory 230 is segmented into a number of buffers such as Buffer #1, Buffer #2, Buffer #3) [see Figure 3A and Col. 8, Lines 37-51];

wherein each of the banks (i.e., buffer #1, buffer #2, buffer #3) comprises portions (i.e., a given packet's data may be stored in one or more buffers. In this example, packet #1 is distributed across three buffers 350-352, packet #2's data is stored in three buffers 360-362] [see Figure 3A and Col. 8, Lines 37-51], wherein each (i.e., shared memory 230) [see Figure 3A] of the two or more buffers comprises a portion (i.e., portion of packet) from each of the plurality of banks (i.e., the shared memory 230 is segmented into a number of buffers such as Buffer #1, Buffer #2, Buffer #3) [see Figure 3A and Col. 8, Lines 37-51].

Sindhu '660 teaches the shared memory (i.e., Global data buffer 104) [see Figure 9 and Col. 11, Lines 15-35] comprises two or more buffers (i.e., memory banks 105

located in Column 900-1, 900-2, 900-3, 900-4, 900-5, 900-6) [see Figure 9 and Col. 11, Lines 23-35] and two or more banks (i.e., a plurality of rows 902), and wherein each of the buffers (i.e., memory banks 105 located in Column 900-1, 900-2, 900-3, 900-4, 900-5, 900-6) identifies an address a location in each of the banks (i.e., each memory bank 105 has a unique 3-bit physical bank number, or PBN, that is equal to the number of the slot in which the bank is plugged) [see Col. 14, Lines 30-32].



Thus, Muller '132 and Sindhu '660, alone or in combination, disclose or suggest wherein said shared memory comprises two or more buffers and two or more banks, at

least a portion of a packet in contiguous banks of a first buffer of said two or more buffers, wherein each of said banks comprises portions, wherein each of said two or more buffers comprises a portion from each of said plurality of banks, and wherein each of said buffers identifies an address of a location in each of said banks, as required by independent claims 1 and 18.

For the reasons above, the examiner respectfully believes the 103 rejections of pending independent claims 1 and 18 are proper.

Claims 2 and 19

In Page 5, Lines 23-25, the appellant argues that Benson, however, does not disclose or suggest storing an additional portion of a packet in contiguous banks of a second buffer if one of the portions is stored in a last bank of a first buffer and a portion stored in the last bank of the first buffer is not a last portion of the packet.

The examiner respectfully disagrees with the appellant's argument.

Muller '132 teaches storing portions of a packet in contiguous banks of buffer (i.e., a given packet's data may be stored in one or more buffers of the shared memory. In this example, packet #1 is distributed across three buffers 350-352, packet #2's data is stored in three buffers 360-362] [see Figure 3A and Col. 8, Lines 37-51].

Benson '321 teaches storing an additional portion (i.e., the rest of the cells) [see Col. 5, Lines 16-25] of a packet in a second buffer if one of the portions is stored in a last bank of a first buffer and a portion stored in the last bank of the first buffer is not a

last portion of the packet (i.e., the receive controller 126 <u>counts the words</u> of cells received by the interface 114 from the ATM network 102, places no more than the predetermined number of words in a first card buffer 122, and places any remaining words of cell into a second card buffer 122) [see Figure 7B and Col. 5, Lines 16-26].

Thus, Muller '132, Sindhu '660, and Benson '321, alone or in combination, disclose or suggest wherein said packet comprises a plurality of portions, and further comprising the step of storing an additional portion of said packet in contiguous banks of a second buffer if one of said portions is stored in a last bank of said first buffer and said portion stored in said last bank of said first buffer is not a last portion of said packet, as required by claims 2 and 19.

For the reasons above, the examiner respectfully believes the 103 rejections of pending dependent claims 2 and 19 are proper.

Claims 6 and 22

In Page 6, Lines 16 – 21, Lavelle '929, the appellant argues that Lavelle does not disclose or suggest a buffer that comprises one or more banks from a first set of banks and a buffer that comprises one or more banks from a second set of banks. Lavelle also does not disclose or suggest allocating a buffer that comprises one or more banks from a first set of banks and a buffer that comprises one or more banks from a second set of banks in response to a buffer request.

The examiner respectfully disagrees with the appellant's argument.

Muller '132 teaches a buffer (i.e., shared memory 230) [see Figure 3A] that comprises one or more banks (i.e., Buffer #1, Buffer #2, Buffer #3) (i.e., the shared memory 230 is segmented into a number of buffers such as Buffer #1, Buffer #2, Buffer #3) [see Figure 3A and Col. 8, Lines 37-51] and the buffer that comprises one or more banks in response to a buffer request (i.e., requesting buffer pointers from the shared memory manager 220 for storage of incoming packets) [see Col. 5, Lines 52-55].

Lavelle '929 teaches a buffer that comprises one or more banks from a first set of banks and a buffer that comprises one or more banks from a second set of banks (i.e., the frame buffer includes a first set of one or more memory banks, a second set of one or more memory banks) [see Col. 14, Lines 59-65].

Thus, Muller '132, Sindhu '660, and Lavelle '929 alone or in combination disclose or suggest wherein said banks are divided into a first set of banks and a second set of banks, and further comprising the step of allocating a buffer that comprises one or more banks from said first set and a buffer that comprises one or more banks from said second set in response to a buffer request, as required by claims 6 and 22.

For the reasons above, the examiner respectfully believes the 103 rejections of pending dependent claims 6 and 22 are proper.

(11) Related Proceeding(s) Appendix

No decision rendered by a court or the Board is identified by the examiner in the Related Appeals and Interferences section of this examiner's answer.

Art Unit: 2476

For the above reasons, it is believed that the rejections should be sustained.

Respectfully submitted,

/Chuong. T. Ho./

Examiner, Art Unit 2476

Conferees:

/Salman Ahmed/

Primary Examiner, Art Unit 2476

/Ayaz R. Sheikh/

Supervisory Patent Examiner, Art Unit 2476